



US005726479A

United States Patent (19)

Matsumoto et al.

[11] Patent Number: **5,726,479**[45] Date of Patent: **Mar. 10, 1998**

[54] **SEMICONDUCTOR DEVICE HAVING
POLYSILICON ELECTRODE
MINIMIZATION RESULTING IN A SMALL
RESISTANCE VALUE**

[75] Inventors: Michikazu Matsumoto, Osaka;
Minoru Fujii, Hyogo; Toshiki Yabu,
Osaka, all of Japan

[73] Assignee: Matsushita Electric Industrial Co.,
Ltd., Osaka, Japan

[21] Appl. No.: 584,123

[22] Filed: Jan. 11, 1996

[30] Foreign Application Priority Data

Jan. 12, 1995 [JP] Japan 7-003012
Jan. 30, 1995 [JP] Japan 7-164976

[51] Int. Cl.⁶ H01L 29/76; H01L 29/94

[52] U.S. CL. 257/412; 257/344; 257/413;
257/383; 257/384; 257/388; 257/903; 437/41;
437/44; 437/913

[58] Field of Search 257/383, 384,
257/412, 413, 344, 903; 437/41, 44, 913

[56] References Cited

U.S. PATENT DOCUMENTS

4,102,733 7/1978 De La Moneda et al. 257/413
4,374,700 2/1983 Scott et al. 257/377
4,821,045 4/1989 Haken et al. 257/412
4,912,061 3/1990 Nassr 257/413

4,994,873 2/1991 Madam 257/903
5,234,850 8/1993 Liao 257/344
5,241,207 8/1993 Toyoshima et al. 257/384
5,256,894 10/1993 Shino 257/388
5,397,722 3/1995 Bashir et al. .

FOREIGN PATENT DOCUMENTS

4-48657 2/1992 Japan .
5-136398 6/1993 Japan .
5-112219 4/1994 Japan .

Primary Examiner—Valencia Martin Wallace
Attorney, Agent, or Firm—McDermott, Will & Emery

[57] ABSTRACT

A polysilicon electrode is formed in an active area surrounded by an isolation on a silicon substrate with a gate oxide film sandwiched therebetween. a polysilicon wire is formed on the isolation, and a source/drain region is formed on both sides of the polysilicon electrode. On the both sides of a polysilicon film constituting the electrode and the wire are formed side walls having a height that is $\frac{1}{2}$ or less of the height of the polysilicon film. Furthermore, the polysilicon film is provided with a silicide layer in contact with the top surface and portions of the side surfaces of the polysilicon film projecting from the side walls, and another silicide layer is formed in contact with the source/drain region. Since the sectional area of the silicide layer is increased, the resistance value can be suppressed even when the dimension of the polysilicon film is minimized. Thus, the invention provides a semiconductor device including an FET having a low resistance value applicable to a refined pattern.

16 Claims, 23 Drawing Sheets

